Merge branch 'bugfix/uart_bitrate_max_value_c2_v5.1' into 'release/v5.1'

fix(uart): correct C2 UART_BITRATE_MAX value (v5.1)

See merge request espressif/esp-idf!30460
This commit is contained in:
morris
2024-05-10 22:58:37 +08:00
3 changed files with 4 additions and 5 deletions

View File

@ -565,7 +565,7 @@ config SOC_UART_FIFO_LEN
config SOC_UART_BITRATE_MAX
int
default 5000000
default 2500000
config SOC_UART_SUPPORT_WAKEUP_INT
bool

View File

@ -185,9 +185,6 @@ typedef enum {
UART_SCLK_DEFAULT = SOC_MOD_CLK_PLL_F40M, /*!< UART source clock default choice is PLL_F40M */
} soc_periph_uart_clk_src_legacy_t;
/////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////SPI////////////////////////////////////////////////////////////////////
/**
@ -204,6 +201,8 @@ typedef enum {
SPI_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as SPI source clock */
} soc_periph_spi_clk_src_t;
/////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
/**
* @brief Array initializer for all supported clock sources of I2C
*/

View File

@ -269,7 +269,7 @@
// ESP32-C2 has 2 UARTs
#define SOC_UART_NUM (2)
#define SOC_UART_FIFO_LEN (128) /*!< The UART hardware FIFO length */
#define SOC_UART_BITRATE_MAX (5000000) /*!< Max bit rate supported by UART */
#define SOC_UART_BITRATE_MAX (2500000) /*!< Max bit rate supported by UART */
#define SOC_UART_SUPPORT_WAKEUP_INT (1) /*!< Support UART wakeup interrupt */
#define SOC_UART_SUPPORT_PLL_F40M_CLK (1) /*!< Support APB as the clock source */
#define SOC_UART_SUPPORT_RTC_CLK (1) /*!< Support RTC clock as the clock source */